In this study, we derive an analytical model of an electric potential of a double-gated (DG) fully depleted (FD) junctionless (J-less) transistor by solving the two-dimensional Poisson's equation. On the basis of this two-dimensional electric potential model, subthreshold current and swing can be calculated. Threshold voltage roll-off can also be estimated with analytical forms derived using the above model. The calculated results of electric potential, subthreshold current and threshold voltage roll-off are all in good agreement with the results of technology computer aided design (TCAD) simulation. The model proposed in this paper may help in the development of a compact model for simulation program with integrated circuit emphasis (SPICE) simulation and in providing deeper insights into the characteristics of short-channel J-less transistors.
Introduction
The scaling of traditional planar metal-oxide-semiconductor field-effect transistors (MOSFETs) often encounters difficult challenges owing to aggravated short-channel effects (SCEs).
1) Several types of nonplanar structure with a multiple-gated (MG) configuration have been proposed and demonstrated to be beneficial for improving immunity to SCEs. [2] [3] [4] Nonetheless, for conventional MOSFETs, ultrashallow and abrupt junctions are still indispensable to prevent severe SCEs, 5) which in turn impose a serious issue on parasitic series resistance. 6) Recently, a novel concept of junctionless (J-less) transistors that eliminates the formation of source and drain p-n junctions altogether and has heavy doping concentration ranging from 10 19 to 8 Â 10 19 cm
À3
in the channel has been proposed to address the above dilemma. [7] [8] [9] [10] With the scheme, superior driving performance can be achieved owing to the marked reduction in series resistance. In addition, using the ultrathin silicon body and MG device structure, J-less transistors can also be effectively turned off with comparable scaling capability to traditional MG transistors. 7) J-less transistors have also been proposed for applications in three-dimensional (3D) stacked NAND flash memories. 11, 12) The n-type channel of J-less transistors can serve as a buried bit line that connects series transistors together. 11, 12) A buried bit line can also prevent the complicated self-boosting program-inhibit method. 11) Considering the great potential of J-less transistors stated above, studies of theoretical modeling are urgently needed. The purpose of this study is to provide an analytical model of subthreshold current and threshold voltage (V th ) for double-gated (DG) fully depleted (FD) J-less transistors. For simplicity, quantum effects arising from ultrathin channels are not taken into account in this work. The organization of this paper is as follows. In x2, we derive an analytical model of electric potential by solving twodimensional (2D) Poisson's equation. In x3, we calculate subthreshold current and subthreshold swing using 2D electric potential. In x4, we discuss the characteristics of V th roll-off. Finally, we present the conclusions drawn in this study in x5. Figure 1 shows a schematic diagram of a DG FD J-less transistor. A P þ polycrystalline silicon (poly-Si) gate is used in our calculation of a suitable V th . The X-and Y-axes indicating the gate-to-gate and source-to-drain directions, respectively, are also shown in the figure with the origin set at the intersection of the source and front-gate oxide/channel interface. In the subthreshold region, the silicon film is fully depleted and 2D Poisson's equation can be written as
Solution of 2D Poisson's Equation
where È is the electric potential, " si is the dielectric constant of silicon, q is the electric charge, and N D is the homogeneous doping concentration across the source, drain, and channel regions. N D is fixed at 1:5 Â 10 19 cm À3 in this work. The boundary conditions necessary to solve 2D Poisson's equation are listed below:
Èð0; yÞ À t ox " si " ox @Èðx; yÞ @x
Èðx; 0Þ ¼ V s ; ð4Þ 
In this study, fixed oxide charges at oxide/silicon interfaces are neglected. In eqs. (2)- (5), " ox is the dielectric constant of the oxide. L g , t ch , and t ox are the effective gate length, silicon channel film thickness, and gate oxide thickness, respectively. V g , V D , and V s are the applied voltages for the gate, drain, and source, respectively. V fb is the flatband voltage. To simplify the situation, we treat the gate oxide region as an equivalent Si region [13] [14] [15] by multiplying the gate oxide thickness by (" si =" ox ). Then, eqs. (2) and (3) are respectively converted into
Èðx; yÞj x¼À The 1D solution È 1 , which satisfies the boundary conditions eqs. (6) and (7), can be expressed as
By using the separation method, 16 ) the solution of the 2D Laplace's equation È 2 can be expressed as
where G n and H n are respectively determined by the boundary conditions eqs. (4) and (5), and È 2 is equal to zero at the top and bottom boundaries. 1 ) refer to the perpendicular and parallel lines, respectively, with respect to the source-to-drain direction. Good agreements between the TCAD numerical simulation results 17) and the analytical solutions of the electric potential along the two lines A-A 0 and B-B 0 are obtained. Note that, in the long-channel case (L g ¼ 100 nm) shown in Fig. 2(a) , in the middle of the channel (along the y-direction), the potential is nearly constant and close to its minimum at x ¼ t ch =2. Results of the calculation indicate that È 2 ðx; yÞ is small and can be neglected in the middle region of a long-channel device and that the potential is mainly determined by È 1 ðxÞ in eq. (10).
Subthreshold Current and Swing
With the analytical electric potential solution, subthreshold current can be written as 13, 14) I
where , W, and kT =q are the effective carrier mobility, channel width, and thermal voltage, respectively. Subthreshold current is mainly limited by the potential minimum along the transport direction, 16) which is assumed to be Èðx; y min ) located at y ¼ y min . It can then be simplified to
According to a previous work, 16) two assumptions are made in our calculation. First, the first Fourier series term of eq. (12) is sufficient to predict the electric potential at y ¼ y min . Second, sinhðxÞ % 0:5 Â expðxÞ can be used if L g > t ch . On the basis of these two approximations, eq. (12) can be simplified to
Furthermore, by setting @È 2 ðx; yÞ=@y ¼ 0, the location of channel potential minimum, y min , can be expressed as
Combining eqs. (10), (14) , and (16), the calculated subthreshold currents at L g ¼ 22 and 100 nm at V D ¼ 0:1 and 1 V are plotted in Figs. 3(a)-3(d) . Again, the calculated results are quite close to the results of TCAD simulation. Figure 4 shows subthreshold swing as a function of L g , ranging from 100 to 22 nm. The results are quite close to the theoretical limit of 60 mV/decade, owing to the ultrathin silicon film (t ch ¼ 10 nm), and are also in good agreement with the results of TCAD simulation. 
Threshold Voltage Roll-Off
Although V th can be directly extracted from the subthreshold current in eq. (14) by the constant-current method, this approach cannot provide much physical insight into DG FD J-less transistors. Therefore, a simple analytical V th model is addressed here. As discussed above, subthreshold current is dominated by the electric potential minimum Èðx; y min Þ. Moreover, along the direction normal to the carrier transport direction, subthreshold current is determined by the location of the maximum amount of conduction electrons, and its electric potential is denoted as Èðx max ; y min Þ, where x max is the depth from the front-gate oxide. Different from that of the traditional inversion-mode DG device in which Èðx max ; y min Þ is situated close to the interface of the gate oxide and the silicon channel, the Èðx max ; y min Þ of a DG FD J-less transistor device is located in the middle of a silicon channel, as shown in Fig. 2 . Therefore, in the following derivation, Èðx max ; y min Þ is replaced with Èð0:5 Â t ch ; y min Þ. Moreover, the electron density at È ¼ Èð0:5 Â t ch ; y min Þ is equal to
Gate Voltage (V)
where n i is the intrinsic carrier concentration. The V th of a DG FD J-less transistor can be defined as
where M cri Â n i is the critical value of electron density which could be determined by comparing V th in eq. (17) with that obtained by the constant-current method for a long-channel device. Later, we will show that M cri Â n i is typically about one or two orders in magnitude lower than the doping density (N D ). In the long-channel case, as has been pointed out at the end of x2, È 2 ðx; yÞ in eq. (10) can be neglected in the middle of a channel; therefore, solving the 1D Poisson's equation is sufficient to predict subthreshold current. On the basis of eqs. (10) and (11), Èðx max ; y min Þ can be simplified to
Combining eqs. (11), (18), and (19), the V th of a longchannel device can be expressed as
con3 ¼ a 3 : ð20cÞ For short-channel devices, only solving the 1D Poisson's equation is not sufficient. Therefore, combined with eqs. (16)- (18), and (20), the V th of short-channel devices can be expressed as
Results of V th estimated using eqs. (20) (for L g ¼ 100 nm) and (21) (for L g < 100 nm) are shown in Fig. 5 . By the constant-current method in which V th is defined as the gate voltage at a drain current of 300 nA Â W=L g , 13, 14) a set of V th values are also extracted by TCAD simulation and put into the same figure for comparison. Note that, in the figure, the V th of the transistor with L g ¼ 100 nm estimated with eq. (20) is assumed to be the same as that extracted by the constant-current method, and M cri Â n i in eq. (20) is consequently found to be equal to ð1=60ÞN D . It is seen that the simulated data actually coincide well with our analytical predictions. From eq. (21), it is understood that V th roll-off can be significantly improved by increasing the ratio of L g =t ch considering the expðÀL g =2t ch Þ term in the denominators of the first and second terms of the equation. The V th roll-off characteristics of the transistors with t ch ¼ 8, 10, 12, and 15 nm measured at V D ¼ 0:1 and 1 V are shown in Figs. 6(a) and 6(b), respectively, in which delta V th is defined as the V th difference between the short-channel transistors and that with L g ¼ 100 nm. As can be seen in the figures, the analytical model can well describe the trend of the enhanced V th roll-off with increasing t ch . Nonetheless, the difference between the analytical and simulation results in the shortchannel regime becomes significant as t ch increases. The reason for such deviation will be discussed later on. Next, it is worth commenting on M cri Â n i , which is actually the carrier concentration at x ¼ 0:5 t ch in the longchannel device at V g ¼ V th . This value is typically much smaller than N D , an indication of the fully depleted condition of the channel. However, it is not constant and is mainly dependent on t ch , t ox , and N D . Since V th is usually determined by the constant-current method, theoretically M cri Â n i would decrease with increasing t ch , thereby turning off the additional contribution of current components conducted in the middle of the channel. Such a trend is shown in Fig. 7 . M cri Â n i is about ð1=60ÞN D for t ch ¼ 10 nm and ð1=58ÞN D for t ch ¼ 8 nm. Nonetheless, as t ch is increased, the middle portion of the channel becomes difficult to deplete and eventually the device becomes partially depleted (PD) because t ch is sufficiently large. In the case shown in Fig. 7 , the maximum t ch under the FD condition is 19 nm. When devices become PD, the quasi-neutral region in the channel would conduct an extremely high current that cannot be turned off by adjusting gate bias. In other words, the current level used to define V th is screened out by the substantial leakage and loses its significance in defining V th . The essential role played by t ch for the successful operation of J-less transistors is evident. Figures 4 and 6 indicate that the differences in SS and delta V th between the results calculated using the analytical model and TCAD simulation become significant at a small L g because t ch is large. Such observation is attributed to the error in determining y min using eq. (16). In Fig. 8 , the y min values in the middle channel at V g ¼ V th and V D ¼ 1 V calculated using the analytical model and TCAD simulation are shown as functions of L g . It is seen that y min becomes closer to the source as the device becomes shorter, primarily owing to the penetration of electric field with the applied drain voltage. At t ch of 8 nm, the results obtained using the analytical model are quite consistent with those of TCAD simulation. Nonetheless, the location of the y min predicted using the analytical model is much closer to the source than that estimated by the TCAD simulation, implying that a much higher subthreshold leakage would conduct through the middle channel and thus a lower SS and a higher V th rolloff resulted. Such disparity indicates that the assumption made in acquiring eq. (16) is not sufficient because t ch is large. As mentioned in x3, only the first terms of the Fourier series in eq. (12), i.e., G 1 and H 1 , are considered. This could greatly simplify the form of y min but is not satisfactory because t ch is large. Fortunately, for practical applications, t ch should not be so large considering the poor subthreshold characteristics (Fig. 9 ). The analytical model developed in this work is still useful for probing and designing J-less devices.
Conclusions
We have investigated and analytically modeled the subthreshold current and V th roll-off characteristics of DG FD J-less transistors by solving 2D Poisson's equation. The results of the derived analytical forms show good agreement with results of the numerical analysis by TCAD. With an ultrathin silicon film (t ch 5 10 nm) and strong DG control, the subthreshold swing of the DG FD J-less transistors is quite close to the theoretical limit of 60 mV/decade. The analytical forms in both long-and short-channel cases of V th with useful physical insights are also derived. The V th data estimated using these analytical forms also coincide well with those extracted by the constant-current method. The results of V th as a function of L g with various silicon channel thicknesses, shown in Figs. 6(a) and 6(b) also unambiguously points out that V th roll-off can be significantly suppressed by increasing the ratio of L g =t ch . 
